

About IEEE | IEEE Memberships | Products and Services | Conferences | IEEE Organizations | News | Home

♦IEEE Xplore™

Sear

Help FAQ Terms Technical Update

Welcome to IEEE Xplore

- O- Home
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

- O- Join IEEE
- O- Establish IEEE Web Account
- Print Format

Your search matched 5 of 658548 documents.

Results are shown 15 to a page, sorted by publication year in descending order.

Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 OO-VHDL. Object-oriented extensions to VHDL

Swamy, S.; Molin, A.; Covnot, B.

Computer, Volume: 28 Issue: 10, Oct. 1995

Page(s): 18 -26

[Abstract] [PDF Full-Text] JNL

2 Control systems design-trends in industry

Swamy, S.

Decision and Control, 1995., Proceedings of the 34th IEEE Conference on , V 1995

Page(s): 279 -284 vol.1

[Abstract] [PDF Full-Text] CNF

3 Hi-PASS: a computer-aided synthesis system for maximally paralle signal processing ASICs

Duncan, P.; Swamy, S.; Sprouse, S.; Potasz, D.; Jain, R.; Gafter, N.; Camm Wong, Y.; Gass, W.

Acoustics, Speech, and Signal Processing, 1992. ICASSP-92., 1992 IEEE Inte Conference on , Volume: 5 , 1992

Page(s): 605 -608 vol.5

[Abstract] [PDF Full-Text] CNF

4 High-performance BiCMOS 100 K-gate array

Gallia, J.D.; Yee, A.-L.; Chau, K.K.; Wang, I.-F.; Davis, H.; Swamy, S.; Ngu Ruparel, K.N.; Moore, K.; Chae, B.; Lemonds, C.E., Jr.; Eyres, P.; Yoshino, T A.H.

Solid-State Circuits, IEEE Journal of, Volume: 25 Issue: 1, Feb. 1990 Page(s): 142 -149

[Abstract] [PDF Full-Text] JNL

5 A 100 K gate sub-micron BiCMOS gate array

Gallia, J.; Yee, A.; Wang, I.; Chau, K.; Davis, H.; Swamy, S.; Sridhar, T.; N Ruparel, K.; Moore, K.; Lemonds, C.; Chae, B.; Eyres, P.; Yoshino, T.; Pozad Rine, R.; Shah, A.

Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989 Page(s): 8.6/1 -8.6/4

1	Type	Type L #	Hits	Search Text	DBs	Time Stamp	Comments	Error Definition	Erro
	;								î
<u>ب</u>	BRS	L1	909	terminal near emulat\$3	USPAT; EPO	2001/01/16 11:41			0
2 B	BRS	L2	2980	selection	USPAT; EPO	2001/01/16 11:42			0
3 BRS	RS	L3	1		USPAT; EPO	2001/01/16 11:53			0
4 B	BRS	L4	21630		USPAT; EPO	2001/01/16 11:53			0
2 A	BRS	1.5	15	1 adj 4	USPAT; EPO	2001/01/16 11:53			0

	Þ	-	Document ID	Issue Date	Pages	Title	Current OR
н			EP 713919 A1	19960529	9	Method for the treatment of samples containing pathogenic microorganisms	
2			EP 772140 A1	19970507	39	A design environment and a design method for hardware/software co-design	
m			US 5870588 A	19990209	36	Design environment and a design method for hardware/software co-design	703/13
4			US 6086628 A	20000711	39	Power-related hardware-software co-synthesis of heterogeneous distributed embedded systems	716/7
z,			US 6097886 A	20000801	37	Cluster-based hardware-software co-synthesis of heterogeneous distributed embedded systems	703/23
9			US 6096549 A	20000801	29	Method of selection of allelic exchange mutants	435/473
7			US 6110220 A	20000829	. 17	Concurrent hardware-software co-synthesis of hard real-time aperiodic aperiodic specifications of embedded system architectures	716/3
ω			US 6112023 A	20000829	38	Scheduling-based hardware-software co-synthesis of heterogeneous distributed embedded systems	703/27
6,			US 6117180 A	20000912	34	Hardware-software co-synthesis of heterogeneous distributed embedded systems for low overhead fault tolerance	703/20

Page 1 (LKnox, 01/23/2001, EAST Version: 1.01.0015)

1.01.0015)
٠ ز
EAST Version:
EAST
01/23/2001,
2 (LKnox, (
Page 2

	Current XRef	Retrieval Classif	Inventor	S	υ	А
			ALONSO, JEAN-MICHEL , SEDNAOUI, PATRICE , et al.	☒		
8			VAN, ROMPAEY KARL , VERKEST, DIEDERIK , et al.	Ø		
т	709/316		Rompaey, Karl Van , et al.	☒		
4	709/102 ; 709/104 ; 712/28 ; 716/10		Dave, Bharat P. , et al.	⊠		
S	709/104 ; 709/105 ; 712/28 ; 716/1 ; 717/6	·	ש	⊠		
9	435/252.3 ; 435/253.1		Pelicic, Vladimir , et al.	☒		
7	709/102 ; 709/103 ; 709/104 ; 709/105 ; 709/106 ; 716/2 ; 716/4		Dave, Bharat P. , et al.	×		
ω	703/28 ; 709/104 ; 709/105 ; 709/107 ; 712/16 ; 713/100 ; 716/16		Dave, Bharat P. , et al.	⋈		
თ	703/2 ; 703/22 ; 703/23 ; 709/102 ; 709/104 ; 712/28 ; 712/30 ; 717/5		Dave, Bharat P. , et al.	×		

.

	Ω	ī	Document ID	Issue Date	Pages	Title	Current OR
10			US 6133506 A	^1	59	0001017 59 Keto-acyl-(ACP) reductase promoter from cuphea lanceolata	800/298
11			□ US 6178542 B1		23	Hardware-software co-synthesis of embedded system architectures using 716/18 quality of architecture metrics	716/18

	Current XRef	Retrieval Classif	Inventor	S	၁	ъ
10	435/468 ; 536/24.1 ; 800/278		Topfer, Reinhard , et al.	☒		
. 11	703/13 ; 703/14 ; 716/10 ; 716/16 ; 716/7		Dave, Bharat P.	⊠		

(FILE 'HOME' ENTERED AT 08:06:01 ON 22 APR 2002)

FILE 'USPATFULL, USPAT2, INSPEC, EUROPATFULL' ENTERED AT 08:06:22 ON 22 APR 2002 L110867 S SYSTEM AND BEHAVIORAL L2 80 S L1 AND IMPLEMENTABLE L360 S L2 AND SIMULAT? L446 S L3 AND SYNTHESIZ? L546 S L4 AND DESCRIPTION L6 0 S L5 AND IMPLMENTABLE DESCRIPTION L7 46 S L5 AND DESIGN 43 S L5 AND MODEL? L8 41 S L8 AND OBJECT# L9 25 S L9 AND IMPLEMENTABLE DESCRIPTION L10 25 S L10 AND BEHAVIORAL DESCRIPTION L11 L12 2 S L11 AND SYNTHESIZABLE DESCRIPTION

=> D L12 1-2 IBIB ABS

L12 ANSWER 1 OF 2 USPATFULL

ACCESSION NUMBER: 2001:72770 USPATFULL

TITLE:

Design environment and a method for generating an

implementable description of a

digital system

INVENTOR(S):

Schaumont, Patrick, Wijgmaal, Belgium

Vernalde, Serge, Heverlee, Belgium Cockx, Johan, Pellenberg, Belgium

PATENT ASSIGNEE(S):

Interuniversitair Micro-Elektronica Centrum, Leuven,

Belgium (non-U.S. corporation)

		NUMBER	KIND	DATE	
PATENT INFORMATION:	US	6233540	B1	20010515	
APPLICATION INFO.:	US	1998-41985		19980313	(9)

PATENT INFORMATION:	05 6233340	B1 200.	10212	
APPLICATION INFO.:	US 1998-41985	1998	30313	(9)
	NUMBER	DATE		
PRIORITY INFORMATION:	US 1997-39078P	19970314	(60)	
	US 1997-39079P	19970314	(60)	
	US 1997-41121P	19970320	(60)	
DOCUMENT TYPE:	Utility			
FILE SEGMENT:	Granted	•		
PRIMARY EXAMINER:	Teska, Kevin J.			
ASSISTANT EXAMINER:	Sergent, Douglas	W.		
LEGAL REPRESENTATIVE:	Knobbe, Martens,	Olson & Bea	ar, LLE	•
NUMBER OF CLAIMS:	27			
EXEMPLARY CLAIM:	1			
NUMBER OF DRAWINGS:	23 Drawing Figure	(s); 21 Dra	awing H	Page(s)
LINE COUNT:	1739			
AB The present inve	ntion is a design .	apparatus d	compile	ed on a computer
environment for	generating from a 1	behavioral		
description of a s	ystem comprising a	t least one	≘	
digital system p	art, an implementa l	ble		
description for sa	id system, said be	havioral		
-	-			

description being represented on said computer environment as a first set of 'jects with a first set of rela 'ms therebetween, said implementable description L ing represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.

ANSWER 2 OF 2 EUROPATFULL COPYRIGHT 2002 WILA L12

PATENT APPLICATION - PATENTANMELDUNG - DEMANDE DE BREVET

ACCESSION NUMBER:

EUROPATFULL EW 199840 FS OS

TITLE:

A design environment and a method for generating an

implementable description of a digital

system.

Eine Entwurfsumgebung und Verfahren zum Erzeugen einer

realisierbaren Beschreibung eines digitalen

Systems.

Environnement de conception et methode pour generer une

description realisable d'un systeme digital.

INVENTOR(S):

Schaumont, Patrick, Nieuwstraat 16, 3018 Wijgmaal, BE; Vernalde, Serge, Celestijnenlaan 13/11, 3001 Heverlee,

Cox, Johan, Rijweg 153, 3020 Herent, BE

PATENT ASSIGNEE(S):

INTERUNIVERSITAIR MICRO-ELEKTRONICA CENTRUM VZW,

Kapeldreef 75, 3001 Heverlee, BE

PATENT ASSIGNEE NO:

1021504

AGENT:

Van Malderen, Joelle et al, Office Van Malderen, Place

Reine Fabiola 6/1, 1083 Bruxelles, BE

AGENT NUMBER:

OTHER SOURCE:

ESP1998067 EP 0867820 A2 980930

SOURCE:

Wila-EPZ-1998-H40-T2a

DOCUMENT TYPE:

Patent LANGUAGE:

DESIGNATED STATES:

Anmeldung in Englisch; Veroeffentlichung in Englisch R AT; R BE; R CH; R DE; R DK; R ES; R FI; R FR; R GB; R

GR; R IE; R IT; R LI; R LU; R MC; R NL; R PT; R SE

EPA2 EUROPAEISCHE PATENTANMELDUNG PATENT INFO. PUB. TYPE:

PATENT INFORMATION:

	PAT	TENT NO	KIND	DATE
	EP	867820	A2	19980930
'OFFENLEGUNGS' DATE:				19980930
APPLICATION INFO.:	EΡ	1998-870052		19980313
PRIORITY APPLN. INFO.:	ÚS	1997-39079		19970314
	US	1997-41121		19970320

=> D HIS

(FILE 'HOME' ENTERED AT 08:06:01 ON 22 APR 2002)

FILE 'USPATFULL, USPAT2, INSPEC, EUROPATFULL' ENTERED AT 08:06:22 ON 22 APR 2002

L110867 S SYSTEM AND BEHAVIORAL L2 80 S L1 AND IMPLEMENTABLE 60 S L2 AND SIMULAT? L3 L446 S L3 AND SYNTHESIZ? L5 46 S L4 AND DESCRIPTION O S L5 AND IMPLMENTABLE DESCRIPTION L6 L7 46 S L5 AND DESIGN rs43 S L5 AND MODEL? L9 41 S L8 AND OBJECT# L10 25 S L9 AND IMPLEMENTABLE DESCRIPTION => D L11 1-25 IBIB ABS

L11 ANSWER 1 OF 25 USPATFULL

2001:216451 USPATFULL ACCESSION NUMBER:

Method and system for creating and validating TITLE:

low level description of electronic design Dangelo, Carlos, Los Gatos, CA, United States Deeley, Richard, San Jose, CA, United States INVENTOR(S):

Nagasamy, Vijay, Union City, CA, United States Vafai, Manoucher, Los Gatos, CA, United States

LSI Logic Corporation, Milpitas, CA, United States PATENT ASSIGNEE(S):

(U.S. corporation)

KIND NUMBER DATE ______ US 6324678 В1 20011127 PATENT INFORMATION:

APPLICATION INFO.: US 1996-701727 19960822 (8) Continuation of Ser. No. US 1993-77403, filed on 14

RELATED APPLN. INFO.: Jun

1993, now patented, Pat. No. US 5553002 Continuation-in-part of Ser. No. US 1993-77294, filed on 14 Jun 1993, now patented, Pat. No. US 5544067 Continuation-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned Continuation of Ser. No.

US 1990-507201, filed on 6 Apr 1990, now patented,

Pat.

No. US 5222030 Continuation-in-part of Ser. No. US 1992-917801, filed on 20 Jul 1992, now patented, Pat.

No. US 5220512 Continuation of Ser. No. US

1990-512129,

filed on 19 Apr 1990, now abandoned

DOCUMENT TYPE: Utility GRANTED FILE SEGMENT:

PRIMARY EXAMINER: Trans, Vincent N.

Jones, Hugh ASSISTANT EXAMINER:

NUMBER OF CLAIMS: 23 EXEMPLARY CLAIM:

20 Drawing Figure(s); 18 Drawing Page(s) NUMBER OF DRAWINGS:

LINE COUNT: 3064

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic

technique

levels

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users

concepts, intent, specification, descriptions, constraints and

trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. A matrix of milestones (goals in the design activity) is defined by degree of complexity (el of abstraction) of a design \(\text{d} \) for progressive stages

(levels) of design activity (from concept through implementation). The milestones are defined using continuous refinement, and the design activity proceeds towards subsequent milestones. As milestones are achieved, previous design activity becomes unalterable. A feasibility stage is key to convergence of the process. Single level or multi-level estimators determine the direction of the process.

L11 ANSWER 2 OF 25 USPATFULL

ACCESSION NUMBER: 2001:72770 USPATFULL

TITLE: Design environment and a method for generating an

implementable description of a

digital system

INVENTOR(S): Schaumont, Patrick, Wijgmaal, Belgium

Vernalde, Serge, Heverlee, Belgium Cockx, Johan, Pellenberg, Belgium

PATENT ASSIGNEE(S): Interuniversitair Micro-Elektronica Centrum, Leuven,

Belgium (non-U.S. corporation)

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Teska, Kevin J.
ASSISTANT EXAMINER: Sergent, Douglas W.

LEGAL REPRESENTATIVE: Knobbe, Martens, Olson & Bear, LLP

NUMBER OF CLAIMS: 2° EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 23 Drawing Figure(s); 21 Drawing Page(s)

LINE COUNT: 1739

AB The present invention is a design apparatus compiled on a computer

environment for generating from a behavioral description of a system comprising at least one

digital system part, an implementable description for said system, said behavioral

description being represented on said computer environment as a

first set of objects with a first set of relations therebetween, said implementable description being

represented on said computer environment as a second set of objects with a second set of relations therebetween, said first and second set of objects being part of a design environment.

L11 ANSWER 3 OF 25 USPATFULL

ACCESSION NUMBER: 2001:53471 USPATFULL

TITLE: Method and system for creating, validating,

and scaling structural description of

electronic device

INVENTOR(S): Dangelo, Carlos, Los Gatos, CA, United States

Mintz, Doron, Sunnyvale, CA, United States Vafai, Manouch hr, Los Gatos, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE PATENT INFORMATION: US 6216252 2001 .. 0 APPLICATION INFO.: US 1996-701236 19960822 (8) Continuation of Ser. No. US 1994-193306, filed on 8 RELATED APPLN. INFO.: 1994 Continuation-in-part of Ser. No. US 1993-76729, filed on 14 Jun 1993, now patented, Pat. No. US 5544066 Continuation-in-part of Ser. No. US 1993-76738, filed on 14 Jun 1993, now patented, Pat. No. US 5557531 Continuation-in-part of Ser. No. US 1993-76728, filed on 14 Jun 1993, now patented, Pat. No. US 5541849 Continuation-in-part of Ser. No. US 1993-77403, filed on 14 Jun 1993, now patented, Pat. No. US 5553002, said Ser. No. US 76729 Continuation-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned, said Ser. No. US 76738 Continuation-in-part of Ser. No. US 54053 , said Ser. No. US 76728 Continuation-in-part of Ser. No. US 54053 , said Ser. No. US 77403 Continuation-in-part of Ser. No. US 54053 Continuation-in-part of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US 5222030, said Ser. No. US 76729 Continuation-in-part of Ser. No. US 1993-77294, filed on 14 Jun 1993, now patented, Pat. No. US 5544067 , said Ser. No. US 76738 Continuation-in-part of Ser. No. US 77294, said Ser. No. US 76728 Continuation-in-part of Ser. No. US 77294 , said Ser. No. US 77403 Continuation-in-part of Ser. No. US 77294 Continuation-in-part of Ser. No. US 54053 Continuation-in-part of Ser. No. US 1992-917801, filed on 20 Jul 1992, now patented, Pat. No. US 5220512 Continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned Utility DOCUMENT TYPE: FILE SEGMENT: Granted Teska, Kevin J. PRIMARY EXAMINER: ASSISTANT EXAMINER: Jones, Hugh NUMBER OF CLAIMS: 21 EXEMPLARY CLAIM: NUMBER OF DRAWINGS: 23 Drawing Figure(s); 21 Drawing Page(s) 3454 LINE COUNT: A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; high level what-if analysis; sizing

estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The

design prior to logic synthesis. From the structural description , a physical implementation of the device is readily realized.

methodology includes using estimators for partitioning and evaluating a

Techniques for scaling of a model design to provide a scaled design are design whereby parameters of a related esign such as size, circat complexity, interconnection casity, number of I/O connections, etc., can be scaled to produce a scaled version of the design. The scaling techniques employ multi-level hierarchical module replication to produce fully-functional scaled designs which closely match the function of the model design. Test vectors for the scaled designs can be readily obtained by altering test vectors for the model design to account for the replicated modules.

L11 ANSWER 4 OF 25 USPATFULL

ACCESSION NUMBER: 1999:89930 USPATFULL

TITLE: Method and system for creating and verifying

structural logic model of electronic design

from behavioral description,

including generation of logic and timing models

INVENTOR(S): Rostoker, Michael D., Boulder Creek, CA, United States

Dangelo, Carlos, Los Gatos, CA, United States Bair, Owen S., Saratoga, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE

PATENT INFORMATION: US 5933356 APPLICATION INFO.: US 1996-7409

US 1996-740967 19961105 (8)

RELATED APPLN. INFO.:

Continuation of Ser. No. US 1994-246798, filed on 20 May 1994, now patented, Pat. No. US 5572437 which is a continuation-in-part of Ser. No. US 1993-77294, filed on 14 Jun 1993, now patented, Pat. No. US 5544067 Ser. No. Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned And Ser. No. US 1993-85658, filed on 30 Jun 1993, now patented, Pat. No. US 5463563 which is a continuation of Ser. No. US 1991-684668, filed on 12 Apr 1991, now patented, Pat. No. US 5278769, said

19990803

Ser.

No. US 54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat.

No. US 5222030

DOCUMENT TYPE: FILE SEGMENT:

Utility Granted

PRIMARY EXAMINER:

Trans, Vincent N.

NUMBER OF CLAIMS: EXEMPLARY CLAIM: 13 1

EXEMPLARY CLAIM: NUMBER OF DRAWINGS:

28 Drawing Figure(s); 25 Drawing Page(s)

LINE COUNT:

1976

AΒ

A system and method are provided herein for creating and validating an electronic design structural description of a circuit or device from a VHDL description of the circuit or device which includes a compiler for compiling the VHDL description of the circuit or device; a device for locating problems within the compiled description and measuring the effectiveness of solving the problems; a device for passing information including the compiled description to a physical design level; a physical design tool for receiving the information and creating a physical design therefrom; and a device for back annotating the information from the physical design tool to the compiler.

L11 ANSWER 5 OF 25 USPATFULL

ACCESSION NUMBER:

1999:65650 USPATFULL

TITLE:

Specification and design of complex digital

svstems

INVENTOR(S):

Dangelo, Carlos, Los Gatos, CA, United States

Nagasamy, Vijay, Union City, CA, United States
PATENT ASSIGNEE(S): LSI Logic Corporation, Milpi , CA, United States

(U.S. corporation)

RELATED APPLN. INFO.: Continuation of Ser. No. US 1996-603037, filed on 16 Feb 1996, now abandoned which is a continuation of

Ser.

а

No. US 1994-252231, filed on 1 Jun 1994, now patented,

Pat. No. US 5493508

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

NUMBER OF CLAIMS: 20 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 18 Drawing Figure(s); 15 Drawing Page(s)

LINE COUNT: 1834

AB A methodology for generating structural **descriptions** of complex digital devices from high-level **descriptions** and specifications is disclosed. The methodology uses a systematic

technique
to map and enforce consistency of the semantics imbedded in the intent
of the original, high-level **descriptions**. The design activity
is essentially a series of transformations operating upon various

levels

of design representations. At each level the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users

Important features of the methodology are: capturing the users concepts,

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a-high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. The methodology further includes an automated interactive, iterative technique for creating a system-level specification in a directly-executable formal specification language. This technique makes use of formal verification and feasibility analysis techniques to iteratively refine the specification prior to implementation. This iterative refinement eliminates many ambiguities and inconsistencies from the specification, and ensures that there is at least one realizable implementation of the specification. The formal verification techniques are further employed to ensure that as the design progresses,

compliance with the specification is maintained, and that any specification change is reflected and accounted for, both system -wide and implementation-wide.

L11 ANSWER 6 OF 25 USPATFULL

ACCESSION NUMBER: 1999:31642 USPATFULL

TITLE: Methodology for deriving executable low-level

structural descriptions and valid physical implementations of circuits and systems from semantic specifications and descriptions

thereof

INVENTOR(S): Dangelo, Carlos, San Jose, CA, United States

States

Bootehsaz, Ahsan, Santa Clarc, CA, United States Rajan, Sreeranga Prasannakumar, Sunnyvale, CA, United

States

PATENT ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

RELATED APPLN. INFO.: . Continuation of Ser. No. US 1996-607434, filed on 28 Feb 1996, now abandoned which is a continuation of

Ser.

No. US 1994-355105, filed on 13 Dec 1994, now

patented,

Pat. No. US 5536277 which is a continuation of Ser.

No.

а

US 1993-54053, filed on 26 Apr 1993, now abandoned which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US 5222030

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N. NUMBER OF CLAIMS: 58

EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 15 Drawing Figure(s); 13 Drawing Page(s)

LINE COUNT: 1408

AB A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals.

Important features of the methodology are: capturing the users concepts,

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural **description**, a physical implementation of the device is readily realized.

L11 ANSWER 7 OF 25 USPATFULL

ACCESSION NUMBER: 1999:19955 USPATFULL

TITLE: Method and system for creating and validating

low-level description of electronic design Dangelo, Carlos, Los Gatos, CA, United State

INVENTOR(S): Dangelo, Carlos, Los Gatos, CA, United States
Nagasamy, Vija;, Union City, CA, United States

Ponukumati, Vijayanand, Sunnyvale, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE

19990209 PATENT INFORMATION: US 5870308 APPLICATION INFO.:

US 1996-742359 1996 1 (8) Continuation of Ser. No. US 1 24-252823, filed on 2 RELATED APPLN. INFO.

1994, now patented, Pat. No. US 5572436 which is a continuation-in-part of Ser. No. US 1993-76729, filed on 14 Jun 1993, now patented, Pat. No. US 5544066 Ser. No. Ser. No. US 1993-76738, filed on 14 Jun 1993, now

patented, Pat. No. US 5557531 Ser. No. Ser. No. US 1993-76728, filed on 14 Jun 1993, now patented, Pat. No. US 5541849 And Ser. No. US 1993-77403, filed on 14

Jun 1993, now patented, Pat. No. US 5553002, said

Ser.

No. US 20 -76729 Ser. No. Ser. No. US 20 -76738 Ser. No. Ser. No. US 20 $\,$ -76728 And Ser. No. US 20 $\,$ -77403

each Ser. No. US 20 - which is a continuation-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned And Ser. No. US 20 -77294 which is a continuation-in-part of Ser. No. US 20 -54053 And

Ser.

No. US 1992-917801, filed on 20 Jul 1992, now

patented,

Pat. No. US 5220512 which is a continuation of Ser.

No.

а

as

US 1990-512129, filed on 19 Apr 1990, now abandoned , said Ser. No. US 20 -54053 which is a continuation of Ser. No. US 1920-507201, filed on 19 Apr 1990, now

patented, Pat. No. US 5222030

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Teska, Kevin J. Kik, Phallaka ASSISTANT EXAMINER:

NUMBER OF CLAIMS: 37 EXEMPLARY CLAIM:

NUMBER OF DRAWINGS: 21 Drawing Figure(s); 19 Drawing Page(s)

LINE COUNT: 3348

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts,

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are described for estimating ancillary parameters of the device (such

device cost, production speed, production lead time, etc.), at early, high level stages of the design process (e.g., at the system, behavioral, and register transfer level stages). The techniques can be applied to optimize the design characteristics other than

measurable physical characteristics, such as those deriving from project

time and cost constraints.

L11 ANSWER 8 OF 25 USPATFULL

ACCESSION NUMBER: 1999:16735 USPATFULL

TITLE: System and method for creating and validating

structural description of electronic

system from higher-level and behavior-oriented

description

INVENTOR(S): Rostoker, Michael D., San Jose, CA, United States

Watkins, Daniel R., Los Altos, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

APPLICATION INFO.: US 1997-847930

JS 1997-847930 19970421 (8)

RELATED APPLN. INFO.:

Continuation of Ser. No. US 1993-77304, filed on 14

Jun

1993, now patented, Pat. No. US 5623418 which is a continuation-in-part of Ser. No. US 1992-917801, filed on 20 Jul 1992, now patented, Pat. No. US 5220512, issued on 15 Jun 1993 And Ser. No. US 1993-77294,

filed

on 14 Jun 1993, now patented, Pat. No. US 5544067

which

is a continuation-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned which is a continuation of Ser. No. US 1990-507201, filed on 6

Apr

1990, now patented, Pat. No. US 5222030, issued on 22

Jun 1993

DOCUMENT TYPE:

Utility

FILE SEGMENT:

Granted

PRIMARY EXAMINER: NUMBER OF CLAIMS: Trans, Vincent N.

NUMBER OF CLAIMS:

19

EXEMPLARY CLAIM: NUMBER OF DRAWINGS:

49 Drawing Figure(s); 37 Drawing Page(s)

LINE COUNT:

3060

As ystem for interactive design and simulation of an electronic circuit allowing a user to design a circuit by graphical entry and to view full or partial simulation and design results simultaneously, on a single display window. The user is able to define the form of a display of speed, delay, loading, symbols, simulation input and/or output values on each node and any path of the design. Simulation may be user-defined or other process time. The user is further able to view any information relevant to any

object in the design at any level of design abstraction, and is able to view multiple levels of design abstraction simultaneously and

display information common to the various representations.

L11 ANSWER 9 OF 25 USPATFULL

ACCESTION NUMBER:

1998:105517 USPATFULL

TITLE:

to

Method and system for creating and validating low level description of electronic design

from higher level, behavior-oriented description, including interactive

system for hierarchical display of control and

dataflow information

INVENTOR(S):

Dangelo, Carlos, Los Gatos, CA, United States

Watkins, Daniel, Los Altos, CA, United States Mintz, Doron, Sunnyvale, CA, ited States

LSI Logic Corporation, Milpit. 3, CA, United States

(U.S. corporation)

DATE NUMBER KIND _____ ___ US 5801958 19980901 PATENT INFORMATION: US 1996-707918 19960910 APPLICATION INFO.:

Continuation of Ser. No. US 1994-196337, filed on 10 RELATED APPLN. INFO.:

Feb 1994, now patented, Pat. No. US 5555201 which is a continuation-in-part of Ser. No. US 1993-77304, filed

on 14 Jun 1993, now abandoned which is a

continuation-in-part of Ser. No. US 1993-76729, filed on 14 Jun 1993, now patented, Pat. No. US 5544066

which

is a continuation-in-part of Ser. No. US 1993-76738, filed on 14 Jun 1993, now patented, Pat. No. US

5557531

which is a continuation-in-part of Ser. No. US 1993-76728, filed on 14 Jun 1993, now patented, Pat. No. US 5541849 which is a continuation-in-part of Ser. No. US 1993-77403, filed on 14 Jun 1993, now patented,

Pat. No. US 5553002

DOCUMENT TYPE: FILE SEGMENT:

Utility Granted

PRIMAKY EXAMINER:

PATENT ASSIGNEE(S):

Trans, Vincent N.

LEGAL REPRESENTATIVE:

Oppenheimer Wolff & Donnelly LLP

NUMBER OF CLAIMS: EXEMPLARY CLAIM:

40

NUMBER OF DRAWINGS:

65 Drawing Figure(s); 49 Drawing Page(s)

LINE COUNT: 5238

A technique for hierarchical display of control and dataflow graphs allowing a user to view hierarchically filtered control and dataflow information related to a design. The technique employs information inherent in the design description and information derived from design synthesis to identify "modules" of the design and design hierarchy. The user can specify a level of detail to be displayed for any design element or group of design elements. Any CDFG (control and dataflow graph) object can be "annotated" with a visual attribute or with text to indicate information about the design

elements

represented by the object. For example, block size, interior color, border color, line thickness, line style, etc., can be used to convey quantitative or qualitative information about a CDFG object. Examples of information which can be used to "annotate" cojects include power dissipation, propagation delay, the number of HDL statement represented, circuit area, number of logic gates, etc. The user is able to expand and/or compress CDFG blocks either "in-place"

on a higher level CDFG display or to be displayed in isolation. Simulation-related data can also be used to annotate the CDFG. By viewing CDFG's (particularly annotated CDFG's) for a variety of

designs, a problem-solving user can gain quick insight into the effects and effectiveness of various design choices.

L11 ANSWER 10 OF 25 USPATFULL

ACCESSION NUMBER:

97:34211 USPATFULL

TITLE:

trial

System and method for creating and validating

structural description of electronic

system

INVENTOR(S):

Rostoker, Michael D., San Jose, CA, United States Watkins, Daniel R., Los Altos, CA, United States

LSI Logic Corporation, Milpitas, CA, United States PATENT ASSIGNEE(S):

(U.S. corporation)

NIMBED

	MONDER	KIND	DAID	
PATENT INFORMATION:	US 5623418		19970422	
APPLICATION INFO.:	US 1993-77304		19930614	(8)
DISCLAIMER DATE:	20100622			

Continuation-in-part of Ser. No. US 1993-77294, filed RELATED APPLN. INFO.: on 14 Jun 1993 And Ser. No. US 1992-917801, filed on

20

Jul 1992, now patented, Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned,

חשתב

said

Ser. No. US -77294 which is a continuation-in-part

οf

Ser. No. US 1993-54053, filed on 26 Apr 1993, now abandoned which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat.

No. ÚS 5222030, issued on 22 Jun 1993

KIND

DOCUMENT TYPE: Utility Granted FILE SEGMENT:

PRIMARY EXAMINER: Trans, Vincent N.

Poms, Smith, Lande & Rose LEGAL REPRESENTATIVE:

NUMBER OF CLAIMS: 17 EXEMPLARY CLAIM:

NUMBER OF DRAWINGS: 49 Drawing Figure(s); 37 Drawing Page(s)

LINE COUNT: 3242

A system for interactive design and simulation of an electronic circuit allowing a user to design a circuit by graphical entry and to view full or partial simulation and design results simultaneously, on a single display window. The user is able to define the form of a display of speed, delay, loading, symbols, simulation input and/or output values on each node and any path of the design. Simulation may be user-defined or other process time. The user is further able to view any information relevant to any object in the design at any level of design abstraction, and is

able to view multiple levels of design abstraction simultaneously and

to

display information common to the various representations.

L11 ANSWER 11 OF 25 USPATFULL

ACCESSION NUMBER: 97:8441 USPATFULL

TITLE:

Method and system for creating, validating,

and scaling structural description of

electronic device

Dangelo, Carlos, Los Gatos, CA, United States INVENTOR(S):

Mintz, Doron, Sunnyvale, CA, United States

Vafai, Manouchehr, Los Gatos, CA, United States

LSI Logic Corporation, Milpitas, CA, United States PATENT ASSIGNEE(S):

(U.S. corporation)

NUMBER KIND DATE ______ PATENT INFORMATION: US 5598344 19970128 US 1994-193306 19940208 (8) APPLICATION INFO.: DISCLAIMER DATE: 20100622

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-76729, filed

on 14 Jun 1993, now patented, Pat. No. US 5544066 And Ser. No. US 1993-76738, filed on 14 Jun 1993, now patented, Pat. No. US 5557531 And Ser. No. US

1993-76728, filed on 14 Jun 1993, now patented, Pat. No. US 5541849 And Ser. No. US 1993-77403, filed on 14 Jun 1993, now patented, Pat. No. US 5553002, each

Ser.

No. US - which is a contint ion-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993 And Ser. No. US

1993-77294, filed on 14 Jun 1993 which is a

continuation-in-part of Ser. No. US -54053 And Ser.

No. US 1992-917801, filed on 20 Jul 1992, now

patented,

Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned, said Ser. No. US -54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US

5222030,

issued on 22 Jun 1993

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 19 EXEMPLARY CLAIM: 14

NUMBER OF DRAWINGS: 23 Drawing Figure(s); 20 Drawing Page(s)

LINE COUNT: 3510

AB A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels

design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed

level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques for scaling of a model design to provide a scaled design are provided whereby parameters of a model design such as size, circuit complexity, interconnection density, number of I/O connections, etc., can be scaled to produce a scaled version of the design. The scaling techniques employ multi-level hierarchical module replication

to

οf

 $\,$ produce fully-functional scaled designs which closely match the function

of the model design. Test vectors for the scaled designs can be readily obtained by altering test vectors for the model design to account for the replicated modules.

L11 ANSWER 12 OF 25 USPATFULL

ACCESSION NUMBER: 96:102196 USPATFULL

TITLE: Method and system for creating and verifying

structural logic model of electronic design

from behavioral description,

including generation of logic and timing models

INVENTOR(S): Rostoker, Michael D., Boulder Creek, CA, United States

Dangelo, Carlos, Los Gatos, CA, United States Bair, Owen S., Sarotoga, CA, United States PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-85658, filed

on 30 Jun 1993 Ser. No. Ser. No. US 1993-54053, filed on 26 Apr 1993 And Ser. No. US 1993-77294, filed on 14 Jun 1993, said Ser. No. US -85658 which is a continuation of Ser. No. US 1991-684668, filed on 12 Apr 1991, now patented, Pat. No. US 5278769, said

Ser.

US

No. US -54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat.

No. US 5222030

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 17 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 28 Drawing Figure(s); 25 Drawing Page(s)

LINE COUNT: 2014

AB An automatic logic-model generation system operates on a behavioral description of an electronic design (e.g., a circuit, a system, etc.) to automatically generate a low-level (i.e., circuit-level) design of the electronic design, to lay out the electronic design for production in the form of an integrated

circuit, and to produce logic-level models incorporating

accurate timing (and delay) information. A verification process is also performed whereby the logic-level model is automatically

verified for accuracy.

L11 ANSWER 13 OF 25 USPATFULL

ACCESSION NUMBER: 96:102195 USPATFULL

TITLE: Method and system for creating and validating

low level description of electronic design
INVENTOR(S): Dangelo, Carlos, Los Gatos, CA, United States

Nagasamy, Vijay, Union City, CA, United States

Ponukumati, Vijayanand, Sunnyvale, CA, United States
PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

APPLICATION INFO.: US 1994-252823 19940602
DISCLAIMER DATE: 20100622

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-76729, filed on 14 Jun 1993 Ser. No. Ser. No. US 1993-76738, filed on 14 Jun 1993 Ser. No. Ser. No. US 1993-76728, filed on 14 Jun 1993 And Ser. No. US 1993-77403, filed on 14

Jun 1993 , each Ser. No. US - which is a

continuation-in-part of Ser. No. US 1993-54053, filed on 26 Apr 1993 And Ser. No. US 1993-77294, filed on 14 Jun 1993 which is a continuation-in-part of Ser. No.

-54053 And Ser. No. US 1992-917801, filed on 20 Jul 1992, now patented, Pat. No. US 5220512 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned , said Ser. No. US -54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now pate ed, Pat. No. US 5220030

DOCUMENT TYPE: FILE SEGMENT:

Utility Granted

PRIMARY EXAMINER:

Trans, Vincent N.

LEGAL REPRESENTATIVE:

Poms, Smith, Lande & Rose

NUMBER OF CLAIMS:

19

EXEMPLARY CLAIM:

1

NUMBER OF DRAWINGS:

20 Drawing Figure(s); 18 Drawing Page(s)

LINE COUNT:

3315

AB

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications using a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; whac-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are provided for estimating ancillary parameters of the device (such as device cost, production speed, production lead time, etc.), at early, high level stages of the design process (e.g., at the system,

behavioral, and register transfer level stages). The techniques can be applied to optimize the design characteristics other than measurable physical characteristics, such as those deriving from project

time and cost constraints.

L11 ANSWER 14 OF 25 USPATFULL

ACCESSION NUMBER:

96:85802 USPATFULL

TITLE:

Method and system for creating and validating

low level structural description of

electronic design from higher level, behavior-oriented

description, including estimating power
 dissipation of physical implementation

INVENTOR(S):

Rostoker, Michael D., San Jose, CA, United States Dangelo, Carlos, Los Gatos, CA, United States Nagasamy, Vijay, Union City, CA, United States

PATENT ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE
----FORMATION: US 5557531 19960917

PATENT INFORMATION: APPLICATION INFO.:

US 5557531 19960917 US 1993-76738 19930614 (8

DISCLAIMER DATE:

20100622

RELATED APPLN. INFO.:

Continuation-in-part of Ser. No. US 1993-77294, filed on 14 Jun 1993 which is a continuation-in-part of Ser. No. US 1992-917801, filed on 20 Jul 1992, now

patented,

Pat. No. US 5220512, issued on 15 Jun 1993 And Ser.

No.

US 1993-54053, filed on 26 Apr 1993, now abandoned which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US

5222030,

issued on 22 Jun 1993, said Ser. No. US -917801 which is a continuation of Sc. No. US 1990-512129,

filed on 19 Apr 1990, now aba .oned

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 35 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 20 Drawing Figure(s); 18 Drawing Page(s)

LINE COUNT: 3252

AB A methodology for generating structural descriptions of complex digital devices from high-level descriptions and

specifications is disclosed. The methodology uses a systematic

technique

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level **descriptions**. The design activity is essentially a series of transformations operating upon various

levels

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users

concepts,

a

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural **description**, a physical implementation of the device is readily realized.

Techniques are described for estimating the power and area requirements of the physical implementation of the device, at early, high level stages of the design process (e.g., at the system,

behavioral, and register transfer level stages). The techniques are suited to the design of any semiconductor device, particularly CMOS devices.

L11 ANSWER 15 OF 25 USPATFULL

ACCESSION NUMBER: 96:83270 USPATFULL

TITLE:

Method and system for creating and validating low level description of electronic design

from higher level, behavior-oriented description, including interactive

system for hierarchical display of control and

dataflow information

INVENTOR(S):

Dangelo, Carlos, Los Gatos, CA, United States Watkins, Daniel, Los Altos, CA, United States Mintz, Doron, Sunnyvale, CA, United States

PATENT ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

·	NUMBER KIND	DATE	
PATENT INFORMATION: APPLICATION INFO.: DISCLAIMER DATE:	• • • • • • • • • • • • • • • • • • • •	19960910 19940210 (8)	
	Continuation-in-part of	Ser. No. US 1993-77304, file Ser. No. US 1993-76729, file	
		Ser. No. US 1993-76738, file Ser. No. US 1993-76728, file	

of

Ser. No. US 1993-77294, filed on 14 Jun 1993 And Ser.

No. US 1992-917801, filed on 20 Jul 1992, now

patented,

Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned , said Ser. No. US -77294 which is a continuation-in-part of Ser. No. US -917801 And Ser. No. US 1993-54053, filed on 26 Apr 1993 which is a continuation of Ser. No. US

1990-507201, filed on 6 Apr 1990, now patented, Pat.

No. US 5222030, issued on 22 Jun 1993

DOCUMENT TYPE:

Utility Granted

FILE SEGMENT:
PRIMARY EXAMINER:

Trans, Vincent N.

LEGAL REPRESENTATIVE:

Poms, Smith, Lande & Rose

NUMBER OF CLAIMS:

24

EXEMPLARY CLAIM:

- - -T

NUMBER OF DRAWINGS:

65 Drawing Figure(s); 49 Drawing Page(s)

LINE COUNT: 524

AB A technique for hierarchical display of control and dataflow graphs allowing a user to view hierarchically filtered control and dataflow information related to a design. The technique employs information inherent in the design description and information derived from design synthesis to identify "modules" of the design and design hierarchy. The user can specify a level of detail to be displayed for any design element or group of design elements. Any CDFG (control and dataflow graph) object can be "annotated" with a visual

attribute or with text to indicate information about the design

elements

represented by the object. For example, block size, interior color, border color, line thickness, line style, etc., can be used to convey quantitative or qualitative information about a CDFG object. Examples of information which can be used to "annotate" objects include power dissipation, propagation delay, the number of HDL statement represented, circuit area, number of logic gates, etc. The user is able to expand and/or compress CDFG blocks either "in-place"

on a higher level CDFG display or to be displayed in isolation.

Simulation-related data can also be used to annotate the CDFG.

By viewing CDFG's (particularly annotated CDFG's) for a variety of trial

designs, a problem-solving user can gain quick insight into the effects and effectiveness of various design choices.

L11 ANSWER 16 OF 25 USPATFULL

ACCESSION NUMBER:

96:80864 USPATFULL

TITLE:

Method and system for creating and validating low level description of electronic design

from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface

INVENTOR(S):

Dangelo, Carlos, Los Gatos, CA, United States Deeley, Richard, San Jose, CA, United States Nagasamy, Vijay, Union City, CA, United States Vafai, Manoucher, Los Gatos, CA, United States

PATENI ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE

PATENT INFORMATION: US 5553002 19960903 APPLICATION INFO.: US 1993-77403 1993 4 (8)

DISCLAIMER DATE: 20100622

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-77294, filed on 14 Jun 1993 which is a continuation-in-part of Ser.

No. US 1993-54053, filed on 26 Apr 1993 which is a continuation of Ser. No. US 1990-507201, filed on 6

Apr

1990, now patented, Pat. No. US 5222030, issued on 22

Jun 1993 , said Ser. No. US -77294 which is a

continuation-in-part of Ser. No. US 1992-917801, filed on 20 Jul 1992, now patented, Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser.

No. US 1990-512129, filed on 19 Apr 1990, now

abandoned

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 23 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 20 Drawing Figure(s); 18 Drawing Page(s)

LINE COUNT: 3243

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications using a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. A top-down design methodology is described, wherein a matrix of milestones (goals in the design activity) is defined by degree of complexity (level of abstraction) of a design and for progressive stages (levels) of design activity (from concept through implementation). The milestones are defined in a monotonic, unidirectional manner using continuous refinement, and the design activity proceeds towards subsequent milestones. As milestones are achieved, previous design activity

becomes

fixed and unalterable. A feasibility stage is key to convergence of the process. Single level or multi-level estimators (predictors) determine the direction of the process.

L11 ANSWER 17 OF 25 USPATFULL

ACCESSION NUMBER: 96:71099 USPATFULL

TITLE: Method and system for creating, deriving and

validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation

INVENTOR(S): Rostoker, Michael D., Boulder Creek, CA, United States

Dangelo, Carlos, Los Gatos, CA, United States Watkins, Daniel R., Los Altos, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

	NUMBER	KIND	DA'ı	
PATENT INFORMATION: APPLICATION INFO.: DISCLAIMER DATE: RELATED APPLN. INFO.:	on 26 Apr 1993, 1992-917801, fil No. US 5220512, continuation of Apr 1990, now ab filed on 26 Apr	part of now aban ed on 20 issued o Ser. No. andoned 1993, no	doned And Jul 1992, n 15 Jun 1 US 1990-5 , said Ses w abandone	US 1993-54053, filed Ser. No. US , now patented, Pat. 1993 which is a 512129, filed on 19 r. No. US 1993-54053,
Apr	00	DCL. NO.	00 1330 .	30,201, 11100 0 0
Apr	Jun 1993	ed, Pat.	No. US 52	222030, issued on 22
DOCUMENT TYPE:	Utility			
FILE SEGMENT:	Granted			
PRIMARY EXAMINER:	Trans, Vincent N			
LEGAL REPRESENTATIVE:	Poms, Smith, Lan	ide & Ros	e	
NUMBER OF CLAIMS:	31			
EXEMPLARY CLAIM:	1	() 01	.	
NUMBER OF DRAWINGS:	26 Drawing Figur	e(s); 21	Drawing I	Page(s)
LINE COUNT:	2427			
AB A system for into				_
simulation of an e				5
design a system				21
behavioral model in	n a nigh level la entry. The user c			
simulation and des				
				matic technique to
	The synchesis pro	cess use	s a system	matic technique to
map	istorev of the se		imboddod i	in the intent of the
original, high-le generally a serie design represent simulated and revie simulation results	evel descriptions es of transformat ations. At each l ewed in schematio	The de ions ope evel, th diagram immedia	sign activ rating upo e design o form. The tely adjac	on various levels of can be e cent to
embodiment,	che diagram co wi	itcii tiiey	correspon	id. III Olie
design rule viola suggest possible eliminate the des simulation displays system and simulate to the design rul	corrections or a sign rule violati s showing those p ed signal pattern	lteratio ons. Sch ortions s which used to	ns to the ematic dia of the ele are relate help the	design which will agram and ectronic

L11 ANSWER 18 OF 25 USPATFULL

96:71098 USPATFULL ACCESSION NUMBER:

TITLE: Method and system for creating and validating

low level description of electronic design

from higher level, behavior-oriented description, including estimation and

comparison of low-level design constraints

INVENTOR(S):

Rostoker, Michael D., San Jose, CA, United States Dangelo, Carlos, Los Gatos, CA, United States Nagasamy, Vijay, Union City, CA, United States Mintz, Doron, Sunnyvale, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE

PATENT INFORMATION: US 5544066 1996L .6
APPLICATION INFO.: US 1993-76729 19930614 (8

20100622

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-54053, filed

on 26 Apr 1993, now abandoned And Ser. No. US 1993-77294, filed on 14 Jun 1993 which is a

continuation-in-part of Ser. No. US -54053 And Ser.

No. US 1992-917801, filed on 20 Jul 1992, now

patented,

DISCLAIMER DATE:

Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned, said Ser. No. US -54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US

5222030,

issued on 22 Jun 1993

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 24 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 20 Drawing Figure(s); 18 Drawing Page(s)

LINE COUNT: 3235

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications using a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are provided for constraint-driven partitioning of behavioral

descriptions, and effective partitioning of high level descriptions for synthesis of multiple chips or blocks at the logic or register transfer levels. The partitioning technique is level-independent, and is integrated with the top-down design process, and takes into account constraints such as area, timing, power, package cost and testability. Iterative refinement is used to arrive at partitions that meet constraints imposed at high levels of abstraction.

L11 ANSWER 19 OF 25 USPATFULL

ACCESSION NUMBER: • 96:68662 USPATFULL

TITLE: Method and system for creating and validating

low level description of electronic design

from higher level, behavior-oriented
description, including estimation and
 comparison of timing parameters

INVENTOR(S): Rostoker, Michael D., Boulder Creek, CA, United States

Dangelo, Carlos, Los Gatos, CA, United States Mintz, Doron, Sunnyvale, CA, United States

PATENT ASSIGNEE(S): LSI Logic Corporation, Milpitas, CA, United States

NUMBER

PATENT INFORMATION: US 5541849 19960730 APPLICATION INFO.: US 1993-76728 19930614 (8)

DISCLAIMER DATE: 20100622

RELATED APPLN. INFO.: Continuation-in-part of Ser. No. US 1993-54053, filed

on 26 Apr 1993, now abandoned And Ser. No. US 1993-77294, filed on 14 Jun 1993 which is a

KIND

continuation-in-part of Ser. No. US -54053 And Ser.

DA1.

No. US 1992-917801, filed on 20 Jul 1992, now

patented,

Pat. No. US 5220512, issued on 15 Jun 1993 which is a continuation of Ser. No. US 1990-512129, filed on 19 Apr 1990, now abandoned, said Ser. No. US -54053 which is a continuation of Ser. No. US 1990-507201, filed on 6 Apr 1990, now patented, Pat. No. US

5222030,

issued on 22 Jun 1993

DOCUMENT TYPE: Utility FILE SEGMENT: Granted

PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: 8 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 20 Drawing Figure(s); 18 Drawing Page(s)

LINE COUNT: 3126

AB A methodology for generating structural **descriptions** of complex digital devices from high-level **descriptions** and specifications. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level **descriptions**. The design activity is essentially a series of transformations operating upon various levels

design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed

level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. Techniques are provided for estimating design performance, from behavioral /functional descriptions. Given a behavioral or a block diagram description of data flow in a design, pin-to-pin timing and minimum clock cycle for the design can be estimated accurately. An RTL description may thus be synthesized from a behavioral description such that timing constraints imposed at the behavioral level are achieved. The timing of a synthesized design is estimated, and the design is re-synthesized until a design is arrived at that meets timing constraints imposed at a higher level.

L11 ANSWER 20 OF 25 USPATFULL

ACCESSION NUMBER: 96:51566 USPATFULL

TITLE: ECAD system for deriving executable low-level

structural **descriptions** and valid physical implementations of circuits and **systems** from

high-level semantic descriptions thereof INVENTOR (S): Dangelo, Carlos, San Jose, C. United States

Nagasamy, Vijay K., Mountain .ew, CA, United States

Bootehsaz, Ahsan, Santa Clara, CA, United States Rajan, Sreeranga P., Sunnyvale, CA, United States

PATENT ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE ----- -----

PATENT INFORMATION: APPLICATION INFO.:

US 5526277 19960611 US 1994-355105 19941213 (8)

RELATED APPLN. INFO.:

Continuation of Ser. No. US 1993-54053, filed on 26

Apr

1993, now abandoned which is a continuation of Ser.

No.

Pat.

US 1990-507201, filed on 6 Apr 1990, now patented,

No. US 5222030

DOCUMENT TYPE: FILE SEGMENT:

Utility Granted

PRIMARY EXAMINER:

Trans, Vincent N.

LEGAL REPRESENTATIVE:

Poms, Smith, Lande & Rose

NUMBER OF CLAIMS: EXEMPLARY CLAIM:

NUMBER OF DRAWINGS:

21 Drawing Figure(s); 16 Drawing Page(s)

LINE COUNT: 1588

A methodology for generating structural descriptions of complex digital devices from high-level descriptions and

specifications is disclosed. The methodology uses a systematic

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various

levels

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts,

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized.

L11 ANSWER 21 OF 25 USPATFULL

ACCESSION NUMBER:

96:15399 USPATFULL

TITLE:

a

Specification and design of complex digital

INVENTOR(S):

Dangelo, Carlos, Los Gatos, CA, United States

PATENT ASSIGNEE(S):

Nagasamy, Vijay, Union City, CA, United States LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE -----PATENT INFORMATION: US 5493508 19960220 APPLICATION INFO.: US 1994-252231 19940601 (8) DOCUMENT TYPE: Utility

FILE SEGMENT:

Granted

PRIMARY EXAMINER:

Trans, Vincent N.

LEGAL REPRESENTATIVE.

Poms, Smith, Lande & Rose

NUMBER OF CLAIMS:

1

EXEMPLARY CLAIM: NUMBER OF DRAWINGS:

18 Drawing Figure(s); 15 Drawing Page(s)

LINE COUNT:

1701

A methodology for generating structural descriptions of

complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various

levels

а

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts,

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized. The methodology further includes an automated interactive, iterative technique for creating a system-level specification in a directly-executable formal specification language. This technique makes use of formal verification and feasibility analysis techniques to iteratively refine the specification prior to implementation. This iterative refinement eliminates many ambiguities and inconsistencies from the specification, and ensures that there is at least one realizable implementation of the specification. The formal verification techniques are further employed to ensure that as the design progresses,

compliance with the specification is maintained, and that any specification change is reflected and accounted for, both system -wide and implementation-wide.

L11 ANSWER 22 OF 25 USPATFULL

ACCESSION NUMBER:

93:50899 USPATFULL

TITLE:

Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from

high-level semantic specifications and

descriptions thereof

INVENTOR(S):

Dangelo, Carlos, San Jose, CA, United States Nagasamy, Vijay K., Mountain View, CA, United States Bootehsaz, Ahsan, Santa Clara, CA, United States Rajan, Sreeranga P., Sunnyvale, CA, United States

PATENT ASSIGNEE(S):

LSI Logic Corporation, Milpitas, CA, United States

(U.S. corporation)

NUMBER KIND DATE PATENT INFORMATION: US 5222030 19930622 US 1990-507201 19900406 (7) APPLICATION INFO.: Utility DOCUMENT TYPE: FILE SEGMENT: Granted PRIMARY EXAMINER: Trans, Vincent N.

LEGAL REPRESENTATIVE: Linden, Gerald E., Rostoker, Michael D.

NUMBER OF CLAIMS: 23 EXEMPLARY CLAIM: 1

NUMBER OF DRAWINGS: 15 Drawing Figure(s); 13 Drawing Page(s)

LINE COUNT: 1249

AB A methodology for generating structural descriptions of complex digital devices from high-level descriptions and

specifications is disclosed. The methodology uses a systematic

technique

to map and enforce consistency of the semantics imbedded in the intent of the original, high-level **descriptions**. The design activity is essentially a series of transformations operating upon various

levels

of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users

concepts,

а

intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over

number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural **description**, a physical implementation of the device is readily realized.

L11 ANSWER 23 OF 25 EUROPATFULL COPYRIGHT 2002 WILA

PATENT APPLICATION - PATENTANMELDUNG - DEMANDE DE BREVET

ACCESSION NUMBER: 991000 EUROPATFULL EW 200014 FS OS

TITLE: Reuse of hardware components.

Wiederverwendung von Hardwarekomponenten. Reutilisation de composants materiels.

INVENTOR(S): Schaumont, Patrick, Nieuwstraat 16, 3018 Wijgmaal, BE;

Cmar, Radim, Murgasa 28, 971 01 Prievidza, SK;

Vernalde, Serge, Celestijnenlaan 13/11, 3001 Heverlee,

BE

PATENT ASSIGNEE(S): INTERUNIVERSITAIR MICRO-ELEKTRONICA CENTRUM VZW,

Kapeldreef 75, 3001 Heverlee, BE

PATENT ASSIGNEE NO: 1021504

AGENT: Van Malderen, Joelle et al., Office Van Malderen, Place

Reine Fabiola 6/1, 1083 Bruxelles, BE

AGENT NUMBER: 75971

OTHER SOURCE: BEPA2000025 EP 0991000 A2 0031

SOURCE: Wila-EPZ-2000-H14-T2a

DOCUMENT TYPE: Patent

LANGUAGE: Anmeldung in Englisch; Veroeffentlichung in Englisch
DESIGNATED STATES: R AT; R BE; R CH; R CY; R DE; R DK; R ES; R FI; R FR; R

GB; R GR; R IE; R IT; R LI; R LU; R MC; R NL; R PT; R

SE; R AL; R LT; R LV; R MK; R RO; R SI

PATENT INFO. PUB. TYPE: EPA2 EUROPÄEISCHE PATENTANMELDUNG

PATENT INFORMATION:

PATENT NO KIND DATE

EP 991000 A2 20000405

'OFFENLEGUNGS' DATE: 20000405

APPLICATION INFO.: EP 1999-870149 19990709

PRIORITY APPLN. INFO.: EP 1998-870205 19980929

US 1999-273089 19990319

L11 ANSWER 24 OF 25 EUROPATFULL COPYRIGHT 2002 WILA

PATENT APPLICATION ATENTANMELDUNG - DEMANDE DE BRT T

ACCESSION NUMBER:

867820 EUROPATFULL EW 199840 FS OS

TITLE:

A design environment and a method for generating an

implementable description of a digital

system.

Eine Entwurfsumgebung und Verfahren zum Erzeugen einer

realisierbaren Beschreibung eines digitalen

Systems.

Environnement de conception et methode pour generer une

description realisable d'un systeme digital.

INVENTOR(S): Schaumont, Patrick, Nieuwstraat 16, 3018 Wijgmaal, BE;

Vernalde, Serge, Celestijnenlaan 13/11, 3001 Heverlee,

BE;

Cox, Johan, Rijweg 153, 3020 Herent, BE

PATENT ASSIGNEE(S): INTERUNIVERSITAIR MICRO-ELEKTRONICA CENTRUM VZW,

Kapeldreef 75, 3001 Heverlee, BE

PATENT ASSIGNEE NO: 1021504

AGENT: Van Malderen, Joelle et al, Office Van Malderen, Place

Reine Fabiola 6/1, 1083 Bruxelles, BE

AGENT NUMBER: 75971

OTHER SOURCE: ESP1998067 EP 0867820 A2 980930

SOURCE: Wila-EPZ-1998-H40-T2a

DOCUMENT TYPE: Patent

LANGUAGE: Anmeldung in Englisch; Veroeffentlichung in Englisch
DESIGNATED STATES: R AT; R BE; R CH; R DE; R DK; R ES; R FI; R FR; R GB; R

DESIGNATED STATES: R AT; R BE; R CH; R DE; R DK; R ES; R FI; R FR; R GB; GR; R IE; R IT; R LI; R LU; R MC; R NL; R PT; R SE

PATENT INFO. PUB. TYPE: EPA2 EUROPAEISCHE PATENTANMELDUNG

PATENT INFORMATION:

PATENT NO KIND DATE

EP 867820 A2 19980930

'OFFENLEGUNGS' DATE: 1998-870052 19980313

PRIORITY APPLN. INFO.: US 1997-39079 19970314

US 1997-41121 19970320

L11 ANSWER 25 OF 25 EUROPATFULL COPYRIGHT 2002 WILA

PATENT APPLICATION - PATENTANMELDUNG - DEMANDE DE BREVET

ACCESSION NUMBER:

TITLE:

structural

463301 EUROPATFULL EW 199201 FS OS STA B Methodology for deriving executable low-level

descriptions and valid physical implementations
 of circuits and systems from high-level
 semantic specifications and descriptions
 thereof.

Verfahren zur Gewinnung von ausfuehrbaren niedrigen strukturellen Beschreibungen und gueltige physische Durchfuehrungen von Schaltungen sowie Systeme aus hohen semantischen Spezifikationen mit deren Beschreibungen.

Methode pour l'obtention de descriptions

structurelles a bas niveau executables et realisations physiques valables de circuits et systemes a partir de specifications semantiques a haut niveau et leurs

descriptions.

INVENTOR(S): Dangelo, Carlos, 35522 McCoppin Park Ct., San Jose CA

95124, US;

Nagasamy, Vijay Kumar, 302 Easy St., Mountain View CA

94043, US;

Bootehsaz, Ahsan, 900 Pepper Tree Ln. No.9205, Santa

Clara CA 95051, US;

Rajan, Sreeranga Prasannakumar, 3655 Pruneridge Avenue

169, Santa Clara, CA 95051, US

LSI LOGIC CORPORATION, 1551 M rthy Boulevard, PATENT ASSIGNEE(S):

Milpitas, CA 95035, US

PATENT ASSIGNEE NO:

561302

AGENT:

Thiel, Christian et al, Patentanwaelte Herrmann,

Trentepohl, Kirschner, Grosse, Bockhorni, Schaeferstrasse 18, W-4690 Herne 1, DE

AGENT NUMBER: OTHER SOURCE:

ESP1992001 EP 0463301 A2 920102

SOURCE:

Wila-EPZ-1992-H01-T2

DOCUMENT TYPE:

Patent

LANGUAGE:

Anmeldung in Englisch; Veroeffentlichung in Englisch

DESIGNATED STATES: PATENT INFO. PUB. TYPE: R DE; R FR; R GB; R IT; R NL

PATENT INFORMATION:

EPA2 EUROPAEISCHE PATENTANMELDUNG

'OFFENLEGUNGS' DATE:

APPLICATION INFO.:

PATENT NO KIND DATE _____ EP 463301 A2 19920102 19920102 EP 1991-105400 19910405

PRIORITY APPLN. INFO.: US 1990-507201

19900406